

Notice of References Cite

Application No.

09/089,666

Examiner

Jonathan Hack

Applicant(s)

Yamamoto

Group Art Unit

2812

Page 1 of 1

					2812	'	age 1 of 1
<u> </u>			U.S. PATENT DO	CUMENTS	اد		
	DOCUMENT NO.	DATE		NAME	_	CLASS	SUBCLAS
Α	5,707,896	9-16-968		Chaing et al		-	-
В	5,665,646	q3-6-957		Kitaño			-
С	5,434,096	7-18-95	Chu et al			-	-
D	5,834,346	10-14-97/8	- Appendix	Sun et al		-	-
E	5,739,046	45-28-968		Lur et al		-	-
F	5,811,343	97-15-9,68		Wann et al		-	-
G	5,698,468	126-7-957	Kapoor			-	-
н	4,047,976	9-13-71	Bledsoe et al			-	
1	5,185,294	2,9-93	Lam et al			-	-
J	5,380,677	1-10-95		Eakin		-	-
K							
L							
М							
			OREIGN PATENT DO	DCUMENTS			
	DOCUMENT NO.	DATE	COUNTRY	NAME		CLASS	SUBCLASS
N							
0							
Р							
α							
R							
s							, <u> </u>
т							
<u> </u>			NON-PATENT DOC	UMENTS			
DOCUMENT (Including Author, Title, Source, and Pertinent Pages)							DATE
V	Wolf, "Silicon processing for the VLSI Era Vol. 2, ppg144-147						
U							1990
-							
v							
-			-				
w							
		·				,	
x					·		
-				,			

U. S. Patent and Trademark Office PTO-892 (Rev. 9-95)